Talent.com
Design Verification Manager

Design Verification Manager

UST MalaysiaPenangMalaysia, Penang, Malaysia
30+ days ago
Job description

Overview

1 week ago Be among the first 25 applicants

Direct message the job poster from UST Malaysia

Hiring Top Semiconductor Engineers across APAC Region and Vietnam | Connecting Talents to Opportunities | Talents Strategist | Follow me for more Job…

Who we are :

At UST, we help the world’s best organizations grow and succeed through transformation. Bringing together the right talent, tools, and ideas, we work with our client to co-create lasting change. Together, with over 30,000 employees in 25 countries, we build for boundless impact—touching billions of lives in the process. Visit us at

Experience : 10+ years

Job Description

  • Provide technical guidance to the verification team on strategy, test plans, and execution.
  • Participate in and contribute to technical assessments, reviews, and issue resolutions.
  • Drive technical improvements and best practices across the team
  • Support project planning, resource allocation, performance management and milestone tracking in collaboration with the project manager and / or lead
  • At least 10 years of relevant experience

Required Qualifications :

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 10+ years of experience in ASIC / SoC verification using SystemVerilog and UVM .
  • Strong understanding of digital design and verification fundamentals.
  • Experience with managing team

    • Contact

    Ms. Anna - WhatsApp :

    Email :

    #J-18808-Ljbffr

    Create a job alert for this search

    Design Manager • PenangMalaysia, Penang, Malaysia