Staff Design For Test Engineer

Staff Design For Test Engineer page is loaded

Staff Design For Test Engineer

Apply locations Penang 15, Penang, Malaysia time type Full time posted on Posted Today job requisition id R00964

Job Details : Job Description :

Develops the logic design, register transfer level (RTL) coding, simulation, and provides DFT timing closure support as well as test content generation and delivery to manufacturing for various DFx content (including SCAN, MBIST, and BSCAN).

Participates and collaborates in the definition of architecture and microarchitecture features of the block, subsystem, and SoC under DFT being designed (including TAP, SCAN, MBIST, BSCAN, proc monitors, in system test / BIST).

Develops HVM content for rapid bring up and ramp to production on the automatic test equipment (ATE).

Applies various strategies, tools, and methods to write and generate RTL and structural code to integrate DFT.

Optimizes logic to qualify the design to meet power, performance, area, timing, test-coverage, DPM, and test-time / vector-memory reduction goals as well as design integrity for physical implementation.

Reviews the verification plan and drives verification of the DFT design to achieve desired architecture and microarchitecture specifications.

Ensures design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.

Integrates DFT blocks into functional IP and SoC and supports SoC customers to ensure high-quality integration of the IP block.

Collaborates with post-silicon and manufacturing team to verify the feature on silicon, support debug requirements, and document all learnings and improvements requirement in design and validation.

Drives high test coverage through structural and specific IP tests to achieve the quality and DPM objectives of the product and develops HVM content for rapid bring up and production on the ATE.

Qualifications :

Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications :

Bachelor or Master in Electrical / Electronics / Computer Engineering or related field.

Good understanding of the ASIC design flow as well as the DFT and Manufacturing requirements

Skilled in DFT design and Integration, various validation techniques and industry standard methodologies - IJTAG, MBIST, LBIST, SCAN, etc.

Proficiency in scripting languages such as TCL / TK / PERL / Python.

Preferred Qualifications :

In depth understanding of the latest DFT industry best technology, tools and methodology, and have experienced to innovatively adapt those technology to specific product needs.

Job Type : Regular

Shift : Shift 1 (Malaysia)

Primary Location :

Penang 15, Penang, Malaysia

Additional Locations :

Posting Statement :

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Similar Jobs (5)

SOC / FPGA Design Verification Engineering Lead / Manager

locations Penang 15, Penang, Malaysia time type Full time posted on Posted 2 Days Ago

DFT Design Engineering Graduate Talent

locations Penang 15, Penang, Malaysia time type Full time posted on Posted 22 Days Ago

SOC / FPGA Silicon Design Verification Engineer

locations Penang 15, Penang, Malaysia time type Full time posted on Posted 2 Days Ago

#J-18808-Ljbffr