2 days ago Be among the first 25 applicants
Direct message the job poster from UST Malaysia
- Will be part of a team that handles Verification for complex IP’s and close the Verification to the challenging milestones.
- IP Verification : VR creation as per the chip requirements and UVM / OVM Test benches creation
- Support in building verification infrastructure at the chip level as per the requirements
- Capable of handling multiple areas of IP Verification : RTL, Power Aware and Gate Level Verification
- Working with the team and functional leads; Some interaction with cross functional groups
Job Requirements
Have experience of digital IP verification with SV / UVM / Formal Verification or new methodology of the industryGood understanding of ASIC verification concepts and techniques and Verilog / System Verilog and UVMIt’s a plus to be good at some script language, such as Perl, python. Or some database experience (for IP technical info maintain).It’s also a plus if have over 4 years’ experience focusing on SV assertion / coverage / formal verification.Bachelor’s degree or higher in Electrical and Electronics Engineering or related fieldSeniority level
Mid‑Senior level
Employment type
Full‑time
Job function
Engineering and Information Technology
Referrals increase your chances of interviewing at UST Malaysia by 2x
Get notified about new Senior Design Verification Engineer jobs in Bayan Lepas, Penang, Malaysia .
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr