Senior Design Engineer

Overview

Part of the global PCIe / CXL Center of Excellence (CoE) team, developing the latest & state of the art PCIe / CXL solution for next generation FPGA in the latest process technology node.

Responsibilities

• Develops logic / RTL design and simulation for IP / SoC design & integrates logic of IP blocks and subsystems into a full chip SoC or discrete component design.
• Participates in the definition of PCIe / CXL architecture and microarchitecture features of the block being designed. Works with IP providers to integrate and validate IPs at the SoC level.
• Power lead for PCIe subsystem, working with various PD owners on timing convergence for PCIe subsystem.
• Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation.
• Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
• Performs quality checks in various logic design aspects ranging from RTL to timing / power convergence. Drives quality assurance compliance for smooth IP / SoC handoff.

Qualifications

Job Type : Regular

Shift : Shift 1 (Malaysia)

Primary Location : Penang

Additional Locations :

Posting Statement : All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Seniority level : Mid-Senior level

Employment type : Full-time

Job function : Engineering and Information Technology

Industries : Semiconductor Manufacturing

Georgetown, Penang, Malaysia 22 hours ago

#J-18808-Ljbffr