Overview Connecting Electrical and Electronic Engineering Graduates to Future-Ready Career | Assistant HR Manager at Alchip Technologies
Responsibilities
Perform gate level netlist to GDS design independently including but not limited to floor planning, place & route, close tree synthesis, timing sign off and physical verification.
Perform design IP Implementation, IR drop analysis, DFT, STA and foundry merge.
Work with manager to achieve assigned tape out target.
Qualifications
Bachelor or MS Degree in EE or related.
Solid knowledge on digital / analog electrical; knowledge on verilog / synthesis / floorplan will be a plus.
Experience of working on top level design with chip level floor plan is a plus.
Familiar with Cadence EDI, Synopsys ICC design flow and Mentor Calibre for physical design engineer.
Familiar with TCL / Perl scripting and design automation.
Seniority level
Entry level
Employment type
Full-time
Job function
Semiconductor Manufacturing
Referrals increase your chances of interviewing at Alchip Technologies by 2x
Get notified about new Physical Design Engineer jobs in
Bayan Lepas, Penang, Malaysia
#J-18808-Ljbffr
Design Engineer • Bayan Lepas, Malaysia