SoC Digital Design Project Lead

Responsibilities

• Experience in IP core design such as peripheral interfaces, CPU cores, digital controllers.
• Architecture review, RTL design, functional verification, post synthesis simulations.
• Responsible for SoC system Integration & verification, SoC Architecture and Microarchitecture as well as SoC Peripherals design : GPIO, RTC, UART, 12C, 12S, & SPI.
• Experience in ARM CPU integration to SoC.
• Experience in SDRAM Memory Controller integration.
• Experience in interconnect matrix, AHB Bus Arbitration, multi-layer AHB Bus architecture.
• Excellent in Verilog RTL coding and simulation and FPGA prototype and verification.
• SD / SDIO relative experience is an added advantage.
• AMBA Interface relative experience and knowledge in controller design (USB, PCIe, SATA, and Ethernet).
• Manage and guide the team members.

#J-18808-Ljbffr