Design Eng 2

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast-paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities & Skills

We are looking for a passionate digital design engineer to build a High Speed Serial Protocol Hard-IP portfolio for Lattice FPGA. The individual should have the ability to work closely with Principal Engineers or Architects to translate specifications into RTL design, optimizing for performance, low power, and logic utilization.

Accountabilities / Exposure :

• Own unit-level design and IP integration.
• Perform design quality checks using industry-standard EDA tools and methodologies.
• Define and achieve timing constraints and convergence.
• Plan open-box tests, develop assertion checks, and debug.
• Analyze code coverage and work towards closure.
• Support silicon power-on and post-silicon validation.
• Develop new design methodologies.
• Automate design flows with scripting for daily tasks.
• Create design documentation, including micro-architecture and implementation details.

Qualifications :

#J-18808-Ljbffr