Senior Static Timing / STA / Clocking Engineer

Senior Static Timing / STA / Clocking Engineer Join to apply for the

Senior Static Timing / STA / Clocking Engineer

role at

Altera .

Overview Senior Static Timing / STA / Clocking Engineer responsible for physical design implementation and timing analysis for custom IP and SoC designs.

Responsibilities

Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.

Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power / clock distribution, reliability, and power and noise analysis.

Conducts verification and signoff including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.

Analyzes results and makes recommendations to fix violations for current and future product architecture.

Possesses design optimization knowledge to improve product-level parameters such as power, frequency, and area. Participates in the development and improvement of physical design methodologies and flow automation.

Possesses expertise in various aspects of structural and physical design, especially in physical clock design, timing closure, coverage analysis, and multiple power domain CTS design and analysis using industry standard EDA tools.

Qualifications Education Requirements Bachelor's degree in computer engineering, electronic engineering or related field.

Minimum Qualifications

5+ years of relevant experience in the following areas :

Have multiple tape-out experience in deep submicron process nodes

In-depth, extensive knowledge and hands-on experience in physical design flow and relevant EDA tools

In-depth, extensive knowledge and hands-on experience in physical design signoff flow, such as STA flow, LEC flow, ERC flow and DRC flow

Hands-on expertise with scripting languages such as Perl, TCL, Python and knowledge of hardware description languages of VHDL and Verilog

Experience of mentoring junior team members and charting their development for success

Possess strong initiative, analytical / problem solving skills, team working skills, ability to multitask and be able to work within a diverse team environment

Preferred Requirements

Bachelor or master's degree in computer engineering, Electronic Engineering or related field

5+ years of experience in the following areas :

Physical design involving multiple clock domains and clock, power management

Low power design, tools and methodologies. Power intent UPF specifications

Job Type Regular

Shift Shift 1 (Malaysia)

Primary Location Penang 15, Penang, Malaysia

Additional Locations Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Information Technology

Industries

Semiconductor Manufacturing

Referrals increase your chances of interviewing at Altera by 2x.

Get notified about new Senior jobs in

Bayan Lepas, Penang, Malaysia .

QA / QC Senior Inspector (Mechanical) Malaysia George Town, Penang, Malaysia 11 hours ago

Senior Team Manager – HR Operations (HR Shared Services) Manager / Senior Manager - Manufacturing Automation (Process Development) Manager / Senior Manager - Maintenance Strategies Senior Manager, Employee Relations - Malaysia We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr