IP Validation Design Engineer (IPSE)

The Person must have excellent written and verbal communication skills, excel in a dynamic team working environment, leadership and mentoring skills a definite asset, must be a self-starter and be able to independently drive tasks to completion.

Key Responsibilities As an IP Validation Design Engineer, you will drive the planning, validation, and debug of various hardware IP for forthcoming company APU, CPU, Compute and Discrete Graphics SOC programs.

Defining, documenting, executing and reporting the overall functional test plan and validation strategy for a set of company IP's.

Driving technical innovation to enhance company capabilities in IP validation, including tools and scripts / automation development, technical and procedural methodology enhancement, and various internal and cross-functional technical initiatives.

Debugging IP issues found during pre-silicon, bring-up, system validation, and production phases of the SOC programs.

Engaging on pre-silicon ‘shift left’ activities with cross-functional teams including but not limited to Design Verification (DV), Diagnostics, FPGA-based Emulation and other software / hardware modeling frameworks to ensure readiness for first silicon arrival, enablement of IP functionality, and debug of critical features.

Leading collaborative technical discussions to drive resolution of technical issues and roll out technical initiatives.

Developing knowledge of system architecture / debug and other internal IP’s.

Supporting issues on customer platforms as requested by customer support teams.

Skills And Experience Requirements

Experience in digital logic design / verification / post-silicon validation.

Extensive experience with ASIC debug techniques and methodologies.

Extensive knowledge of physical and protocol levels of common high-speed interfaces is an asset.

Extensive experience with board / platform-level debug, including clock / power delivery, sequencing, analysis, and optimization.

Extensive experience with common lab equipment, including protocol / logic analyzers, oscilloscopes, etc.

In-depth knowledge of PC architectures / PCIe protocol.

Must have excellent written and verbal communication skills.

Must excel in a dynamic team working environment.

Leadership and mentoring skills a definite asset.

Must be a self-starter and be able to independently drive tasks to completion.

Academic Credentials

Bachelor’s or master’s degree majoring in EE, CS or related field

Seniority level

Mid-Senior level

Employment type

Full-time

Job function

Engineering

#J-18808-Ljbffr