System Validation Engineer

Get AI-powered advice on this job and more exclusive features.

We are looking for a dynamic, energetic Systems Validation Engineer to join our growing team. To work on the development of methodologies, the execution of system integration / System plans, and debugging of failures. As a key contributor you will collaborate with Architecture, Design, and Pre-silicon integration teams to improve post-silicon test content and provide feedback for future debug and test features. You will use and apply platform level tools and techniques to ensure Silicon quality.

The Person

As a Systems Validation Engineer, you will deliver our next generation of system validation tests for our products. In this high visibility position, your systems engineering expertise will be necessary to find and resolve silicon platform issues.

Key Responsibilities

• Work with global teams closely to define test strategy, work out smart system validation plan on post silicon level and fast response on issue debug.
• Collaborate with function teams and drive the work end to end from planning, execution, issue debug.
• Deliver professional project report to management, highlight risk in time with solution plans.
• Make improvements to system level integration / System level test strategies, methodologies, and processes.
• Collaboration with multi-functional hardware and software teams to debug and tackle complex issues.
• Develop and improve automation features according to requirements.

Preferred Experience

Academic Credentials

A B.Sc. Or Master’s Degree in Electrical / Computer Engineering.

3+ years’ experience of validation, debug in related industry.

Self-motivated and able to work independently and effectively to meet time.

Referrals increase your chances of interviewing at UST Malaysia by 2x

Get notified about new System Validation Engineer jobs in Penang, Malaysia .

#J-18808-Ljbffr