Senior Staff Front-End Silicon Design Engineer

Overview

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

The Role

As part of the AECG ASIC / Custom silicon team, we are looking for an adaptive, self-motivated Front-End silicon design engineer to join our growing team. As a key contributor, you will be part of a leading team to drive and improve AMD's abilities to deliver the highest quality, industry-leading technologies to market.

The Person

As a Front-End silicon design engineer / SOC RTL Integration Engineer / Lead, you will work with chip architects to conceive design, help with architecture / product definition through early involvement in the product life-cycle.

Key Responsibilities

• Convert chip spec to RTL using internal and external IPs
• Plan / deliver IP level RTL, and implement front-end RTL integration
• Experience in ASIC / SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies.
• Knowledge in frontend design experience on IPs involve processor based sub-system, Serial Standard interfaces, Memory controllers
• Exposure to Low-power design, System Security considered as added advantage
• Hands on front-end design of complex multi clock domain blocks
• Fluency in design & verification languages such as VHDL, Verilog, and System Verilog.
• Good in scripting, ie. TCL, shell script, Perl, Python
• Experience in Spyglass for lint and CDC checks.
• Experience in synthesis and LEC flow.
• Experience in identifying and implementing complex ECO in netlist.
• Defining and debugging SDC timing constraints.
• Knowledge on Verification Methodologies to actively participate in Debug Analysis.
• Knowledge about system level flows and interaction with Firmware and Software would be added advantage.
• Optimize the design to meet power, performance, area and timing requirements
• Write easily readable and synthesizable Verilog RTL
• Run unit level testing to deliver quality code to the Design Verification Team
• Create assertions to improve coverage and cover points to analyze coverage of the design
• Create well written block level design documentation
• Participate in post silicon functional and performance debug and tuning
• Self-driven and capable for independent work and independent decision making.
• Mentor junior engineers

Preferred Experience

Academic Credentials

Location

Penang, Malaysia

#LI-JK1

#LI-Hybrid

Benefits offered are described : AMD benefits at a glance

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and / or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

#J-18808-Ljbffr