Job Title
Graduate Talent (CPU-SoC Silicon Design) – Intel Corporation
Job Details
Job Type : Intel Contract Employee
Shift : Shift 1 (Malaysia)
Primary Location : Malaysia, Penang
Additional Locations : Malaysia, Kulim
Responsibilities
- Assist the design unit owner in Register Transfer Level (RTL) model functional validation, using CAD tools extensively to simulate logic behavior and circuit performance for next‑generation deep sub‑micron embedded circuit solutions.
- Define VLSI structural design methodology and develop design flows, including synthesis, floor planning, power‑grid and clock tree design, timing budgeting and closure, place and route, RC‑extraction, and integration.
- Develop analog IP on next‑generation deep sub‑micron processes for Intel’s SOC. Tasks include circuit design of high‑speed clocking related circuits (PLL, DLL, bandgap) and high‑voltage input / output IO (DDR / LPDDR, GPIO, OPIO).
- Integrate third‑party IPs, performing synthesis, functional and / or timing convergence, and pre / post‑silicon debug. Handle signals crossing power planes and clock domains, and work with industry standard protocols for memory (LPDDR), storage (eMMC, SATA, UFS), peripherals (PCIe, USB, MIPI), and system integration including firmware, drivers, OS, and applications on Android and Windows platforms.
Qualifications
Bachelor of Engineering or Master of Science in Electronic, Electrical or Computer Engineering.Familiarity with VLSI CMOS logic circuit design.Proficiency in UNIX and C programming, and relevant Computer Aided Design (CAD) tools.Business Group
The Silicon Engineering Group (SIG) is a worldwide organization focused on the development and integration of SOCs, cores, and critical IPs from architecture to manufacturing readiness that power Intel’s leadership products.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Work Model for this Role
This role will be eligible for our hybrid work model, allowing employees to split their time between working on‑site at their assigned Intel site and off‑site.
#J-18808-Ljbffr