About Bitdeer
Bitdeer Technologies Group (Nasdaq : BTDR) is a world-leading technology company for Bitcoin mining. Bitdeer is committed to providing comprehensive computing solutions for its customers. The Company handles complex processes involved in computing such as equipment procurement, transport logistics, datacenter design and construction, equipment management, and daily operations. The Company also offers advanced cloud capabilities to customers with high demand for artificial intelligence. Headquartered in Singapore, Bitdeer has deployed datacenters in the United States, Norway, and Bhutan.
What you will be responsible for
- Responsible for PCB layout design, layer stack-up planning, and routing for high-speed, high-density, and high-power mining hardware systems.
- Collaborate with global hardware, mechanical, and thermal design teams to ensure layout manufacturability, mechanical compatibility, and electrical integrity.
- Perform signal integrity (SI) and power integrity (PI) simulations to verify layout quality and optimize electrical performance.
- Define PCB design rules, constraints, and standards, including impedance control, differential pair routing, and trace length matching.
- Conduct DFM (Design for Manufacturing) and DFA (Design for Assembly) checks to ensure production readiness and yield optimization.
- Participate in schematic reviews to propose improvements on component placement, grounding schemes, and decoupling strategies.
- Work with suppliers and PCB vendors to define material stack-up, layer configuration, and ensure process capability compliance.
- Support prototype bring-up, signal measurement, and issue analysis using high-speed testing tools such as oscilloscopes and TDRs.
- Maintain and manage all layout-related documentation, including Gerber files, fabrication drawings, and version control records.
- Stay updated with the latest PCB layout technologies, simulation tools, and design methodologies for continuous improvement.
How you will stand out
Bachelor’s degree or above in Electrical, Electronic, or Computer Engineering.Minimum 3 years of PCB layout experience in server, ASIC mining, or data-center hardware development.Proficient in Cadence Allegro, Altium Designer, or Mentor Graphics for high-speed PCB layout design and constraint management.Strong understanding of Signal Integrity (SI) and Power Integrity (PI) concepts, including impedance control and crosstalk analysis.Familiar with high-speed interfaces such as PCIe, DDR, USB, and Ethernet, as well as low-speed communication buses (I²C, SPI, UART).Knowledge in multi-layer board stack-up design, return path control, and grounding optimization.Experience with SI / PI simulation tools (e.g., Sigrity, HyperLynx, ADS) is preferred.Understanding of PCB fabrication processes, material characteristics, and controlled impedance techniques.Strong documentation discipline and familiarity with revision control systems.Excellent teamwork, communication, and problem-solving skills in a fast-paced, innovation-driven global R&D environment.What you will experience working with us
A culture that values authenticity and diversity of thoughts and backgrounds;An inclusive and respectable environment with open workspaces and exciting start-up spirit;Fast-growing company with the chance to network with industrial pioneers and enthusiasts;Ability to contribute directly and make an impact on the future of the digital asset industry;Involvement in new projects, developing processes / systems;Personal accountability, autonomy, fast growth, and learning opportunities;Attractive welfare benefits and developmental opportunities such as training and mentoring.Bitdeer is committed to providing equal employment opportunities in accordance with country, state, and local laws. Bitdeer does not discriminate against employees or applicants based on conditions such as race, colour, gender identity and / or expression, sexual orientation, marital and / or parental status, religion, political opinion, nationality, ethnic background or social origin, social status, disability, age, indigenous status, and union.
#J-18808-Ljbffr